DESIGN AND PERFORMANCE ANALYSIS OF 32-BIT ADDERS FOR AREA EFFICIENTVLSI APPLICATIONS Ms. P. VARA LAKSHMI¹, N. AMALA², K VENKATA ANYA SRIJA³, SK. AYESHA⁴ R. DURGA SARATH⁵,

¹Assist prof, Department of Electronics and Communication Engineering, Titumala Engineering College, India; evaralakshmi2015@gmai.com ^{2,,345}UG Student Department of Electronics and Communication Engineering, Tirumala Engineering College, India;

ABSTRACT:

This paper represents the basic process like firstly addition subtraction can be done using various types of binary adders with dissimilar addition times, area consumption in any digital processing application. Parallel prefix adders are considered to be one of the fastest adders that had been designed and developed. Parallel prefix adders were established as the most efficient circuits for binary addition. This paper investigates the performance of three different parallel prefix adders namely Kogge Stone Adder(KSA), Brent Kung Adder(BKA) and Ladner Fischer Adder(LFA). In this paper the key contribution is the information about the structure of the parallel prefix adders. All the simulations and synthesis results can be noted using Xilinx ISE 14.2i tool.

Keywords: Parallel Prefix Adders, Kogge Stone Adder(KSA), Ladner Fischer Adder(LFA), Brent Kung Adder(BKA), Carry look ahead adder, carry generation stage.

I.INTRODUCTION

Generally, the basic process such as addition, subtraction, division that can be done by using different types of binary adders in any digital based processors and control systems. The adder performance is used in the device is only measured the high speed and accuracy of the system. Previously the processors are used 32- bit carry adders like Ripple carry Adder(RCA), Carry Propagate Adder(CPA), and Carry Look ahead Adder(CLA) with different delay and area consumption.

How fast the carry reaches for every single bit position, from which the delay of any binary adder is calculated. But the above existing 32-bit basic carry adders having a delay value in higher order bits because each level of adder has to wait for the previous carry result. Due to the above problem of 32-bit basics existing carry adders, in today's world of technology, PPA is well suitable designed adder for high speed addition process with less delay in VLSI technology.

PPA is one of the most popular designs and provides good negotiation amongst area and delay. The low order PPA is designed at earlier like 8-bit and 16-bit. This paper consisting of three additions first addition: describes briefly about PPA, in second addition: explain the design of 32-bit proposed parallel prefix(Kogge Stone Adder, Brent Kung Adder, Ladner Fischer Adder), and in third addition it express the simulation results(waveform and reports) of 32-bit PPA which we have designed in the previous section with the performance aspects(delay and area). The last section is concluded that Kogge Stone Adder performance is the best among the other adders with low area and less delay from the analyzed results of 32-bit PPA

International Journal of Advance Research in Science and Engineering Volume No. 11, Issue No. 06, June 2022 www.ijarse.com ISSN 2319 - 8354

Parallel Prefix Adder 1.

Now a days, to avoid the higher delay problem of existing carry adders the PPA isused which is simply the modified design form of CLA. The Prefix adders can be designed in many different ways based on the different requirements and the production of carries[6]. Recently, use the tree structure form of adder storaise the speed of addition function in any kind of processors. PPA are fastest adders with tree structure based and used for high performance arithmetic processes in successive industries and DSP laboratories [7].

The PPA's are also called as logarithmic delay adders because the delay value is established using logarithmic functions [8]. Addition in PPA can be processed using three main actions such as Pre-computation (P and G signal generation), Prefix- computation (carry signals group generation), Post-computation (Sum signal generation) [9].

1.1. Pre-Computation

In the pre-processing stage, propagate functions and generate functions are calculated depends up on the given input signals[10]. The propagate functions are carried out by the equation (1).

$$P[j]=X[j] \oplus Y[j] \tag{1}$$

ItisstatedthatXandYaretheinputsignalsthatcomposedby XOR logic gate. The generate functions are carried out by the equation(2).

$G[j]=X[j]\bullet B[j]$ (2)

IIARSE

ItisstatedthatXandYaretheinputsignalsthatcomposedby ANDlogicgate.Sincetheaboveequations(1)and(2)aredonein parallel, it does not increasing a significant calculation of areaconsumption and delay fully depends upon the bit size which is desired at the input [11].

1.2. Prefix-Computation

This prefix computation stage, calculates the carry signalgroupsdirectly, which uses the input and values which measured from the first stage. Carry signals generation uses the more than twoinputs for which the delay is automatically increased in this process[12]. The carry propagation function and carry generation function [13] is measured by the equations (3) and (4).

$$Carry P = P[j] \bullet P[j+1]$$
(3)

$$CarryG = (G[j] \bullet P[j+1]) + G[j+1]$$

$$(4)$$

1.3. Post–Computation

In this stage, the sum result is generated by an Ex-OR operation that uses the values of carrygeneration stage (prefix-computation). The last sum operation is calculated by the equation (5)

Volume No. 11, Issue No. 06, June 2022 www.ijarse.com



 $S[j+1] = P[j+1] \oplus C[j]$ (5)

Where Cisthe last carry signal and Pisthe propagate function [14].

2. Designandanalysisofproposed32bitvariousPPA

To over come high delay problem of existing carry adders this work proposed the design of 32-bit various PPA for less delay and low power VLSI applications. This proposed system consists of two modules: The first module is to design of 32 bit PPA like KSA, BKA, and LFA. These condmodule is to analyses the performance comparison of PPA on the basis of area, delay and power.

In this section, analyse the different technologies of adders to design in the form of parallel prefix, apart from the RCA topology, such as Kogge-Stone, Brent-Kung, and Ladner-Fisher PPA. The important aim is to examine the trade-off between area consumption delay and power consumption in the particular PPA depends up on the design performance. All the designs are using a power gating technique to reduce the power consumption [15].

2.1. KoggeStoneAdder(KSA)

Normally, the KSA attains the key role with fast addition operation and it reflects like prefix form of Carry Look ahead Adder (CLA). Also this type of PPA entirely decreases the delay time in design to generate the carry signals [16]. Henceforth this KSA is popularly used in DSP (Digital Signal Processing) laboratory and Control system industries for fast arithmetic function.





The structure of 32-bit KSA design is exposed in Figure 1. This design can be divided into 5 stages [17]. The calculation of Propagate and Generatesignals with carry input that process included infirst and second stage. The generation of carry signals which used the values of Propagate and Generate that process included in third and fourth stage. The calculation of sumbits based on the P and carry generation values that is included in the fifth stage [18]. This 32 bit design of KSA is coded by VHDL and viewed the test bench waveform and analyzed the performance and noted the results.

2.2. BrentKungAdder (BKA)

The BKA calculates the prefixes based on the bit groups.

International Journal of Advance Research in Science and Engineering Volume No. 11, Issue No. 06, June 2022 www.ijarse.com

Initiallycalculatetheprefixesvaluesfor2bitgroups.These2bit prefixvaluesareusedtofindtheprefixvaluesforthe4bitgroups, thatareusedtocalculatetheprefixvaluesfor8bitgroupsandso on[19].Then these prefixes values are used to measure the carry outof the particular bit stage. These carries will be used along withthe Group Propagate of the next stage to calculate the Sumbit ofthat stage[20].Brent Kung Tree will be using(2log2N- 1) stagesfor any bit design.



Figure2:32bitBrentKungAdderdesign

Thestructureof32-bitBKAdesignisgiveninFigure2.

Hence the designing of 32- bit adder takes the number of stageswillbe9. The fan-outforevery bit stage is limited to 2. The above diagram shows the fan out being reduced and the loading on the advance stages being reduced [21]. This 32 bit design of BKA is coded by VHDL and viewed the test bench waveform and analysed the performance and noted the results.

2.3. LadnerFischerAdder(LFA)

The LFA tree structures are a family of tree networks betweenBrentKungandSklanskytree.Itisveryclose like to Sklansky PPA, but it calculates the prefix values for odd numberbitsafterthatagainusesanotherstagewhichrippleinto



theevenlocations[22]. Athigherorderbits, toget improved in speeds the cells must still be properly sized or grouped.

Figure 3:32 bit Ladner Fischer Adder design

Thestructureof32-bitLFAdesignisexposedinFigure3. The Ladner Fischer adder is used for high performance arithmetic operation with complicate designs. The LFA consists of black cellsand gray cells with 5 stages for 32 bit design. Each black cell enclosesonlyoneORlogicgateandtwo ANDlogicgates. Each gray cellcontainsonlyoneANDlogicgate[23]. This32 bit design

ofLFA is coded by VHDL and viewed the test bench waveformand analysed the

performance and noted the results.

IIARSE

ISSN 2319 - 8354

International Journal of Advance Research in Science and Engineering Volume No. 11, Issue No. 06, June 2022 IJARSE www.ijarse.com ISSN 2319 - 8354

Simulationresultsofproposed32bitPPA 3.

Inthissimulationsection, tookall three types of 32 bit parallel prefix adders (KS, BK, LF) that are discussed above. All the PPA's are designed on VHDL (Very high speed Hardware DescriptionLanguage) / Verilog project navigator 14.2i is used for synthesis (Xilinx version) [24]. Simulationresultsare verified on the basisofarea, power and delay. In addition to that the waveforms and the comparison results for all three parallel prefix adders are given.

Despr Dverview Summary OEProperties Module Level (Ministree	Design Strategy:	Nov. Default. Lanksdezh		+ Taming Con	straiets	41.Con	situainta, Met
	Environment:	Serier Settings		+Pinal Timin	g Score:	o Clea	na Aeseria
Tening Constraints					_		
Creck Report	Sheet Look: Utilization		Uned	Austholie		and the second s	Bedefal
State Timing	Design of The Tantalan			-	11 440		196
Rater Messages	Number used as Pile Room			4			
Synthesis Messages	Number used as Latthes		-	54			
Map Messages	Number used as Labih-Brus.			0			
Roce and Route Messages	Number used in AND/OII Instru			1			
Etron Messages	Number of Sice Light			111	\$.720		15
All implementation Messages	Number used as logic		1		5,720		15
Detailed Reports Synthesis Report	Number using OS output and			29			
	Number using OS output only			0			
Map Report	Number using 05 and 06		-	72			
Place and Route Report Place PUR Statis Timore Report	Number used as ROM			4			
Power Report	Number used as Henory			0	1,440		15
- [] SAper Report -	Number of occupied Silons			50	1,400		2%
Tesign Properties	Number of HUTCh used			0	2,860		2%
tional Design Summery Contents	famber of LLT Flp Flop pairs use	d	1 3	124			
Show Clock Report	Number with an unused Plp Plp	• 1		30	124		1416
Show Tailing Constraints	Number with an unused UUT			13	124		85
Show Errors	Number of fully used UUT PF pa	P3		81.	324		8%
	Number of unique control sets			1			
	Number of skos register sites in to control set restrictions	*		3	11,440		15
	Number of bonded 2225			131	290		5%
	and the second						

Figure4:AreaConsumptionreportfor KSA

Desgr Donvier Assembly Coll Angentee Coll Angentee Coll Angentee Prival Report Prival Report Coll Angentee	Design Strategy:	New Default Losiscient		Timing Construints	Al Consta	ants Ret
	foursessest:	Susten Sectoral	1.0	Total Taxing Score:	P Crees	(exect)
	-					
			Device Utilization Same	mary /		
Static Timing	Silce Logic Utilization		Gued	Araibhle	St.Reation	Bute(x)
rent and Warnings	Number of Sice Registers		.94	11.44	- 15	
Survival Messages	Number used as Plp Place					
Torolation Messager	Nate and a Lates					
Map Messager	Number used as Latch-Brue					
Torving Menager	Number used as AND/CR logics					
Bégen Messages	Hundrer of Skie LL7b		111	1.72	19	
All implamentation Messages	Number used as logic		11	1 5.72	15	
Scribers Report	Namber using OS autput only					
Translation Report	Number using 05 autput only		< 4			
They say fayer	Number using 05 and 08		71			
Post-Ball Static Timing Report	Nation used as RDH		24			
Pever Report	Number used as Memory			1,44	0%	
- D Rieper Separt	Number of scoupled Skyes			1,40	25	-
Properties	Aurentian of HURD's used			2,00	05	-
nal Design Summary Contents	Number of LLT Fig Flop pairs used		12			
Show Clock Report	Number with an unused rillo Plass			0 10	24%	
Show Warnings	Notice with an unused ULT		11	1 12	z 20%	
Show Louis	Number of fully used 101 PF parts			1 0	45%	
	Number of unique control ants					
	Number of size register sites last to control set restrictions			11,44	34	1
	Notice of Socialed 320x		13	5 00	43%	
					1	

Figure5:PowerAnalyzerreportforKSA

Þ

Volume No. 11, Issue No. 06, June 2022 www.ijarse.com



CONT, SHARES, 1991		P Name	Value	1005.204 qu 1006.20	7 pe 1009,000 pe	1993,995 m	1,000,000 #
tject Nerre 10. erable 10. dt til 10. dt 10.	West 1 0111111000000000 1011001100000000 1 00110011			803.15.1 940 805.000 300 805.000 300 906.000 300 9000.100000			
		I Cefad	1 3 1 1 1 3 1 1 1 4 1	Look Corps	-D5	X Corpletoniug	-04
prator Renager to check e refer to the 3th decam m.	k out a ful Tint Lorena. narlador for nove informator	yn the differences Setreem	te Ua art fre ful ve	nan.			
	establishere entablishere etab	Land Term Work Section 1				the last of the last.	

Figure6:TestbenchwaveformresultsofKSA

BUILLADAX	(4) モアナのお大法(国) 本市)	5 P 8			
Design Domnieu				last and	and the
Not Properties Madule Lovel Unitation Tening Combaints Tening Combaints	New York Concerns		11 10	Contractory (Contractory)	Merel (1)
	In other used to the lines				
	hade and at side	100			
Onck Report	Tanker used as just doug				
C Static Tarring	Tester and a 20078 labor.				
Rever Mercene	Names of Status?	100	1.72	25	1
Synthesis Messager	Number used as legal	124	\$.72	28	
Turclation Messages	The policy of the two first series	57			
Pace and Route Messages	Facebox using OE autout price				
Taring Menager	Number Lating Cit and Cit	64			
All produces and the season	Number used as RCM				
Ostaled Teports	Burtley and as Person		1.46	10	
S forthern Report	Number of encaped Dires	64	1.40		
Max Report	tarebe shitch used		2.80	15	
Place and Route Report	Note stuttie he sessed	185			
Rog-PER Static Taning Report	Name with an answer Par Page	26	10	225	
Etger fager	· Notice off-an-analys?	29		10%	
Inigh Popatien Datis Message Filating Informi Design Lemmary Centerin Show Clock Report	Note of talk period 77 pers	(27	200	68%	
	lighter of your portfoliate				
	Number of elice register alter lise! To certify ant restrictions		11,44	15	
Show Harring Conditions	Harder of Sonder 200s	124	310	05	
Shew Even	Number of LOCALIDES	99	634	79%	
	Tanter of LANE SERVICES			2%	
	Number of RAMODINERs		84	15	
	Norther of 8 #1028 #102, 30.6x		10	15	
	NAMES OF BRIDING STATE		10	15	

Figure7:AreaConsumptionreportforBKA

100 - 00		
H OF		
Arman Settings Annual Settings Databat Settings Databat Settings Databat Settings Databat Settings Databat Determine Databat Determine	$ \frac{1}{2} 1$	
ent.	E Tata Inc	
Topisting power shally points Power Analyse Results Power Analyse Results Power Analyse Positive Power Position Course Power News Noted Power News Ne	NAL L'es con pregenan ce l'es con ferença de la constante de la constante de la constante con cleves de la constante pregenante el sense des	

Figure8:PowerAnalyzerreportforKSA



Figure9:TestbenchwaveformresultsofBKA

Volume No. 11, Issue No. 06, June 2022 www.ijarse.com



and send on the send of the	A DECK OF A					
· 出版: 2 · 2 · 2 · 2 · 2 · 2 · 2 · 2 · 2 · 2	A = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 =	16				
= Design Direrview	Server Utilization Neuroscop					
108 Properties	Sike Lope Utilization	thed	Austable	utAutes	Bols(s)	
Madule Level Ublication	Number of Dire Depairs	8	11.40	0%		
Finite Consump	Number of Statut/St	61	6.720	1%		
Cash Report	Plumber used as logic	51	8.700	1%		
Trace and Illamone	Ramber using OS subject sinity					
Paner Messaget	Hamber using C6-subjut only					
Sprithesia Messages	Number using C5 and O6	1				
A Map Messon	Number used as ROM					
Place and Reute Mecapic	Number-used as Planary		1,440	0%		
Treasy Messages	Number of accepted Stem	31	1.49	2%		
All reglementation Messager	Number of MDCN and		2,80	0%		
Estaled Reports	Number of LUT Plot The sens used	51				
Turning the Particip	Runder with an unused Pla Plop	51		107%		
Map Report.	rander with an unuercould			0%		
Place and EasterReport	Number of May approximate parts	8	.5	2%		
Annual States	Painteen of eluce register sites hast to control aid restrictions		11,00			
Pergy Properties Endlin Manage Ethning Endlin Manage Ethning Endlin Manage Ethning Show Occh Rase Show Talling Constraints Show Talling Constraints Show Talling Show Talling	Number of booled 220		200	475		
	riunber of LOCAC 2084	21		187%		
	Skeder of Kell 158-151a		. 32	0%		
	Tandari of Kargagovena					
	Number of BUT302/BUT302_20.40		: 10	0%		
	Number of \$1,933,933,933,993,923,933,9		32	0%		
	Noter of EPG&PORDs		16	0%		
	Neter of DOVIDOR, CJR2Ne			0%		
	Number of LODICANIMERSIA		200	0%		
	Number of 2008LAY 2800RP3,500RP2 (HOBE		200	0%		
	Design Turnery	0				

Figure10:AreaConsumptionreportforLFA

N	30 kms 30 owner Analyzer - Ladner Fucher 32 not - (Table Wew)	- 0
PEI COR		
And Balance In the second sec		
Vava	E Tak lev	
Plainten Bassing Vest Finished During Vest Natches 1034 (128/223) Natches 1034 (128/223) Design "Lednesfincte	tar-leas Antinty Propagation Ser-leas Antinty Fragmanics S mean (of Antinia and Antinia and Antinia Antinia Antinia Antinia Antinia Antinia (of Antinia and Antinia Antini Antinia Antinia	
4 Crock Agent Warry	ter l	2
Fast		
	8 🧕 🜔 🖻 🚇 🛸 🔝	

Figure11:PowerAnalyzerreportforKSA



Figure12:Testbenchwaveformresultsof LFA

Area consumption, power analysis, and the test bench waveform of KSA are shown in figures 4, 5, and 6 respectively. Area consumption, power analysis, and the test bench waveform of BKA are shown in figures 7,8,and 9 respectively. Also the area consumption, power analysis, and thetest bench waveform of LFA are shown in figures 10, 11, and 12 respectively.

From the above figures, the comparison results of all three PPA on the aspects of area, delay and power is given in table I. From the analysis, LFA is better due to the less area consumption butthe power utilization is more compared to other adders. Normally PPA's have less delay in any processors while doing addition.

Accordancewithlowpowerapplication, KSA is more suitabledue toless power utilization in any digital based processors.

Table 1: Comparison results of area, delay and power for various types of PPA

Volume No. 11, Issue No. 06, June 2022 www.ijarse.com



	LUT's		Power
AdderTypes	Used	Delay(ns)	(mW)
KoggeStoneAdder	189	6.483	21
BrentkungAdder	156	6.489	24
LadnerFischerAdder	51	21.879	24

Conclusion

In this paper, an efficient 32 bit Parallel Prefix adders like KSA, BKA, LFA is designed. This proposed 32 bit adder addition operation offers a great advantage in reducing delay. For low power VLSI applications, also the designed adders are comparedon the basis of power, area consumption, and delay. The synthesis results reveal that among the proposed adders, KSA is achieved some saving of power-delay product due to less power utilization. But the area delay product is little increased, compared to other adders due to high area consumption. For decreasing the complexity at all performance aspects, further optimization techniques can be achieved on the performanceparameters that will be the future work of the paper.

References

- P.Patronik, S.J.Piestrak, "Designof RNS Reverse Converters with Constant Shifti ngto Residue Datapath Channels" Journal of Signal Processing Systems, 2017. https://doi.org/10.1007/s11265-017-1238-6
- [2] D. Kunjan, Shinde, S. Badiger, "Analysis and comparative study of 8- bitadder for embedded application" International Conference on Control,Instrumentation, Communication and Computational Technologies(ICCICCT), 2015. https://doi.org /10.1109/iccicct.2015.7475290
- [3]
 S.Gedam,Pravin
 Zode,andPradnya
 Zode,"FPGAimplementationofhybridHan

 Carlsonadder"in2ndInternationalConferenceonDevicesCircuitsandSystems (ICDCS), 2014. https://doi.org/10.1109/icdcsyst.2014.6926185
- [4] H. Moqadasi, M. B. Ghazvani-Ghoushchi, "A new parallel prefix adderstructure with efficient critical delay path and gradded bits efficiency inCMOS 90nm technology" in 23rd Iranian Conference on ElectricalEngineering (ICEE), 2015. https://doi.org /10.1109/iraniancee.2015.7146426
- [5] P. Kumar and M. Kiran, "Design of optimal fast adder" in InternationalConference on Advanced Computing and Communication Systems, 2013.https://doi.org/10.1109/icaccs.2013.6938692
- [6] A.Zarandi,A.Molahosseini,M.Hosseinzadeh,S.Sorouri,S.Antão,andL.Sousa, "Reverse Converter Design via Parallel-Prefix
 Adders:NovelComponents,Methodology, and Implementations" IEEEtransactions onverylarge scale integration (VLSI) systems,2014.
 https://doi.org/10.1109/tvlsi.2014.2305392
- [7] SaxenaandPallavi, "Design of lowpower and highspeed CarrySelectAdderusing Brent Kung adder" in International Conference on VLSI SystemsArchitectureTechnologyandApplications(VLSI-SATA), 2015. https://doi.org/10.1109/vlsi-sata.2015.7050465

 [8] N. Shanil Mohamed, T. Y. Siby, "16-bit Velocious Fault LenientParallelPrefix Adder" in International Conference on Electronics, Communicationand Computational Engineering (ICECCE), 2014.
 https://doi.org/10.1109/icecce.2014.7086612

- S. A. H.Ejtahed, M.B. Ghaznavi-Ghoushchi, "Design and Implementation of a Power and Area Optimized Reconfigurable Superset Parallel PrefixAdder"in24thIranianConferenceonElectricalEngineering(ICEE),2016
 https://doi.org/10.1109/iraniancee.2016.7585787
- [10] I. Marouf, M.M. Asad, A.BakhuraibahandQ.AbuAl-Haija, "CostAnalysisStudyofVariableParallelPrefixAddersUsingAlteraCycloneIVFP GAKit"in International Conference on Electrical and ComputingTechnologies

Volume No. 11, Issue No. 06, June 2022

www.ijarse.com

andApplications(ICECTA),2017.https://doi.org/10.1109/icecta.2017.82520 11

[11] S.Arthireena,G.Shanmugavadivel, "EfficientSignDetectionusingParallelPref icAdder" inInternationalConferenceonElectrical,InstrumentationandCommu nication Engineering (ICEICE), 2017.
 https://doi.org/10.1109/iceice.2017.8191852

- [12] S.Daphni,K.S.VijulaGrace, "Areviewan alysis of parallel prefix adders forbetter performance in VLSI applications" in Proceedings of 2017 IEEE International Conference on Circuits and Systems(ICCS),2017. https://doi.org/10.1109/ICCS1.2017.8325971
- [13] F. Liu,Q. Tan, G.Chen, "Formalproofofprefixadders"MathematicalandComputer Modelling,

 ELSEVIER, 2010.

https://doi.org/10.1016/j.mcm.2010.02.008

 [14] S. K.Yezerla, B.Rajendra Naik, "DesignandEstimation ofdelay, powerandarea for Parallel prefix adders" in Proceedings of RAECS UIET PanjabUniversity Chandigarh., 2014.

https://doi.org/10.1109/raecs.2014.6799654

- [15] A. E. Shapiro, F. Atallah, K. Kim, J. Jeong, J. Fischer, E. G.Friedman, "Adaptivepowergatingof32bitKoggeStoneadder" INTEGRATION, the VLSI journal, ELSEVIER, 2015. https://doi.org/10.1016/j.vlsi.2015.12.001
- [16] M. Ozer, M. Eren Çelik, Y. Tukel, A. Bozbey, "Design of RSFQ wavepipelined Kogge–Stone Adder and developing custom compound gates" Cryogenics, ELSEVIER, 2014.
 https://doi.org/10.1016/j.cryogenics.2014.05.007
- [17] P.Chaitanyakumari, R.Nagendra, "Designof32bitParallelPrefixAdders" IOSR Journal of Electronics and Communication Engineering (IOSR-JECE), 2013. https://doi.org/10.9790/2834-610106

IJARSE

ISSN 2319 - 8354