

Power Analysis of Full Adder design with Universal gates

Fanadera¹, Mamatha.V², Bhargavi.C³

PG Students, DIET, Hyd

ABSTRACT

In this paper a full adder is designed using NOR and not gates and its power analysis is compared with basic full adder design. The full adder design with NOR gates consumes 1nW power where as full adder with NAND gates consumes 10nW and basic full adder consumes 19.1μW power. Full adder with NOR gates requires more area than basic full adder design and Full adder with NAND gates. Full adder with NOR gates is very useful in computational operations because of its less complexity.

Keywords : Full adder, NOR, NAND, DSCH, Microwind, Simulation

I. INTRODUCTION

An Adder, also called summer, is a digital circuit that performs addition of numbers. In many computers and other kinds of processors, adders are used not only in the arithmetic logic units, but also in other parts of the processor, where they are used to calculate addresses, table indices, increment and decrement operators, and similar operations. Although adders can be constructed for many number representations, such as binary-coded decimal or excess-3, the most common adders operate on binary numbers. In cases where two's complement or ones' complement is being used to represent negative numbers, it is trivial to modify an adder into an adder-subtractor. Other signed number representations require more logic around the basic adder.

II. FULL ADDER

A full adder adds binary numbers and accounts for values carried in as well as out. A one-bit full adder adds three one-bit numbers, often written as A , B , and C_{in} ; A and B are the operands, and C_{in} is a bit carried in from the previous less-significant stage.^[2] The full adder is usually a component in a cascade of adders, which add 8, 16, 32, etc. bit binary numbers. The circuit produces a two-bit output, output carry and sum typically represented by the signals C_{out} and S . Where $S = sum + 2 \times C_{out}$.

A full adder can be implemented in many different ways such as with a custom transistor-level circuit or composed of other gates. One example implementation is with $S = A \oplus B \oplus C_{in}$ and $C_{out} = (A \cdot B) + (C_{in} \cdot (A \oplus B))$. In this implementation, the final OR gate before the carry-out output may be replaced by an XOR gate without altering the resulting logic. Using only two types of gates is convenient if the circuit is being implemented using simple IC chips which contain only one gate type per chip.

A full adder can be constructed from two half adders by connecting A and B to the input of one half adder, connecting the sum from that to an input to the second adder, connecting C_i to the other input and OR the two carry outputs. The critical path of a full adder runs through both XOR-gates and ends at the sum bit S . Assumed that an XOR-gate takes 1 delays to complete, the delay imposed by the critical path of a full adder is equal to $T_{FA} = 2 \cdot T_{XOR} = 2D$. The critical path of a carry runs through 1 XOR-gate in adder and through 2 gates (AND and OR) in carry-block and therefore, if AND- or OR-gates takes 1 delay to complete, has a delay of

$$T_C = T_{XOR} + T_{AND} + T_{OR} = D + D + D = 3D$$




Figure 1: Full adder

Table 1: Truth table of Full Adder

INPUTS			OUTPUTS	
A	B	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Figure 2: Stick diagram of base case using Microwind tool




Figure 3: Full adder in Base case using DSCH2

III. FULL ADDER WITH NAND GATES

As mentioned earlier, a NAND gate is one of the universal gates and can be used to implement any logic design. The circuit of full adder using only NAND gates is shown in figure 5. Full adder is a simple 1 – bit adder. If we want to perform n – bit addition, then n number of 1 – bit full adders should be used in the form of a cascade connection. To construct a full adder circuit, we’ll need three inputs and two outputs. Since we’ll have both an input carry and an output carry, we’ll designate them as C_{IN} and C_{OUT} . At the same time, we’ll use S to designate the final Sum output. The resulting truth table is shown to the right if C_{OUT} may be either an AND or an OR function, depending on the value of A, and S is either an XOR or an XNOR, again depending on the value of A. Looking a little more closely, however, we can note that the S output is actually an XOR between the A input and the half-adder SUM output with B and C_{IN} inputs. Also, the output carry will be true if any two or all three inputs are logic 1. What this suggests is also intuitively logical: we can use two half-adder circuits. The first will add A and B to produce a partial Sum, while the second will add C_{IN} to that Sum to produce the final S output. If either half-adder produces a carry, there will be an output carry. Thus, C_{OUT} will be an OR function of the half-adder Carry outputs. The resulting full adder circuit is shown in figure 5




Figure 4: Stick diagram of NAND gates based full adder using Microwind tool




Figure 5: Full adder design with NAND gates using DSCH2

IV. FULL ADDER WITH NOR GATES

The NOR gate is a digital logic gate that implements logical NOR - it behaves according to the truth table to the right. A HIGH output (1) results if both the inputs to the gate are LOW (0); if one or both input is HIGH (1), a LOW output (0) results. NOR is the result of the negation of the OR operator. It can also be seen as an AND gate with all the inputs inverted. NOR is a functionally complete operation—NOR gates can be combined to generate any other logical function. It shares this property with the NAND gate. By contrast, the OR operator is *monotonic* as it can only change LOW to HIGH but not vice versa. In most, but not all, circuit implementations, the negation comes for free including CMOS and TTL. In such logic families, OR is the more complicated operation; it may use a NOR followed by a NOT. A significant exception is some forms of the domino logic family.




Figure 6: Full adder design using NOR gates with DSCH2




Figure 7:Stick diagram of Full adder with NOR gates in Microwind tool

Table 2:

	Input supply voltage	Area	Power dissipated	Number of transistors used
Full Adder	0.2V	11.6 μm^2	0.059 μW	5
Full Adder with NAND gates	0.2V	24.6 μm^2	10nW	9
Full Adder with NOR gates	0.2V	32.1 μm^2	1nW	12

V. RESULT

All three cases were designed using DSCH2 and simulation is carried in Microwind tool version 3.1 with 32 nano Meter technology implementing BSIM4 features .Our simulation result shows that NOR gate with 12 transistors consume very less power (1n W).NAND gate design consume 10 nW of power .Base case consume more power than NAND and NOR based full adder design .NOR based full adder requires more area and is two and half times to base case .Hence we conclude that where power is not prime important there Full adder with base case can be used and where power is given high priority and area is of least interest there Full adder with NAND gates can be used .




Figure 8: Comparison of area in all three cases




Figure 9: Comparison of dissipated power in all three cases

VI. FUTURE SCOPE

In this paper a full adder is designed using NAND and NOR gates. Full adder design with NOR gates dissipates less power than base case and Full adder with NAND. To carry further work researchers can design full adder with 14 NOR gates and focus on minimizing leakage currents instead of reducing area .

REFERENCES

- [1] S. Govindarajulu, T.Jayachandra Prasad, “Design of High erformance Dynamic CMOS Circuits in Deep Submicron Technology”, IJEST, vol.2, No.7, 2010, pp.2903- 2917.
- [2] R. K. Krishnamurthy, A. Alvandpour, V. De, and S. Borkar, “High-performance and low- power challenges for sub-70 nm microprocessor circuits,”in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp.125– 128.
- [3] S.Govindarajulu, T.Jayachandra Prasad, “Low power, Energy efficient Domino Logic Circuits”, IJRTE, vol.2, No.7, Nov.2009, pp.30- 33, Academy Publishers, ACEEE, Finland.
- [4] S. Govindarajulu, T. Jayachandra Prasad, “Low-Power,High Performance Dual Threshold Voltage CMOS Domino Logic Circuits”, published in ICRAES, 8th & 9th Jan’2010, pp-109- 117,KSR College of Engg., Tiruchengode, India.
- [5] S.Govindarajulu, T.Jayachandra Prasad, “Considerations of Performance Factors in CMOS Designs”, ICED 2008, Dec.1- 3 ,Penang, Malaysia, IEEE Xplore.
- [6] S.Govindarajulu, T.Jayachandra Prasad, “,Energy efficient Reduced swing Domino Logic Circuits in 65nm Technology”, IJEST, Vol. 2(6), 2010, pp.2248-2257.
- [7] S.Govindarajulu, T.Jayachandra Prasad, “,Temperature Variation Insensitivein Energy-efficient CMOS Circuits Design in 65 nm Technology”, IJEST, Vol. 2(6), 2010, pp. 2140-2147.
- [8] Microwind and Dsch v3.0 – Lite User’s Manual – Etienne Sicard.
- [9] “Fundamental of digital circuits” – A. Anand Kumar [10] “CMOS Digital Integrated Circuits” – Sung-Mo Kang, Yusuf Leblebici.