

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET

Shailly Garg¹, Prashant Mani Yadav²

¹Student, SRM University

²Assistant Professor, Department of Electronics and Communication, SRM University, (India)

ABSTRACT

In this paper, an analytical study of the threshold voltage with respect to various physical parameters of cylindrical Gate All Around MOSFET has been found solving two dimensional Poisson equation. This paper claims calculation of threshold voltage using centre potential and calculation of the effect of device parameters on threshold voltage.

Keywords: Cylindrical Gate All Around, Threshold Voltage, Short Channel Effect

I INTRODUCTION

In recent years, CMOS has encountered its limitations due to scaling of device size to improve circuit performance. Moore era has seen evolution of most promising solution as well as most improved piece of nanoscale technology called Gate All Around nanowire MOS that has attracted great attention instead of planar structure MOS by researcher due to efficient control on channel. We have considered cylindrical one in our research as it is better than rectangular because of reduction of the fringing(corner) effect. This device has also also helped in achieving higher packing density due to shorter dimensions and higher drive current. In this paper along with the introduction we come across detailed knowledge of CGAA thereby following it with analysis of physics of CGAA model followed by simulated result.

II DEVICE STRUCTURE




Fig. 1 Structure of Cylindrical Gate All Around MOSFET



We have introduced the 30nm Gate All Around MOSFET for analysis and after depth study of multigate devices finally found the results using 2D simulation for the device with change in threshold voltage with various oxide thickness, silicon thickness and drain to source voltage to explore short channel effects. In the device above radial direction is assumed along the radius and lateral directions are assumed along z axis of the figure. It has uniform doping concentration of drain-source keeping channel doping less. The value of silicon film thickness is taken twice the radius of the cylinder (diameter of cylinder). All the structure junctions are taken as abrupt and biasing condition at room temperature. This device is the one in which gate oxide is wrapped around channel region and above it gate electrodes with excellent transconductance and short channel behaviour are embedded. Mobility factor played an important role in the simulation of the model. In this inversion layer formation effect on threshold voltage and impact ionization effects are ignored.

Table 1: Parameters used for the simulation

Parameter Symbol	Parameter	Value
N_a	Impurity concentration doped in the channel	10^{16}cm^{-3}
N_d	Impurity concentration doped in the source and drain	10^{20}cm^{-3}
t_{si}	Thickness of silicon film	10nm
t_{ox}	Oxide thickness	2nm
L	Channel length	30nm
ϵ_0	Vacuum Permittivity	$8.8 * 10^{-12} \text{F/m}$
ϵ_{si}	Silicon Permittivity	$11.85 * \epsilon_0$
ϵ_{ox}	Oxide Permittivity	$3.9 * \epsilon_0$
K	Boltzmann constant	$1.38 * 10^{-23} \text{J/K}$
T	Absolute temperature in Kelvin	300K
χ_{si}	Silicon Susceptibility	20.75
ϕ_m	Work Function of metal	$4.6 * 1.6 * 10^{-19} \text{V}$

III CALCULATIONS

The potential distribution in the channel region $\phi(r,z)$ and is obtained by solving the Poisson equation in a cylindrical coordinate system:

$$\frac{1}{r} \frac{\partial}{\partial r} \left(r \frac{\partial}{\partial r} (\phi(r, z)) \right) + \frac{\partial^2}{\partial z^2} (\phi(r, z)) = \frac{qN_a}{\epsilon_{si}}$$

The built-in potential between the source/drain and Si channel junction and is given by:

$$V_{bi} = \frac{KT}{q} \ln \left(\frac{N_a N_d}{n_i^2} \right)$$



The flat band voltage of the MOSFET is :

$$V_{fb} = \phi_m - \phi_s$$

$$\phi_s = \frac{\chi_{Si}}{q} + \frac{E_{gSi}}{2q} + \frac{KT}{q} \ln\left(\frac{N_a}{n_i}\right)$$

Considering channel Length (L) very large, we get the following threshold voltage equation and substituting the value of flatband voltage we get:

$$V_{th-L} = \phi_{smin-th} + V_{fb} + \frac{\lambda q N_a}{4\epsilon_{si}} \left(1 - \frac{t_{si}^2}{\lambda}\right)$$

If the equation is replaced by equation of A and B and V_{gs} by V_{th}

$$V_{th} = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

Where a,b and c are constants and their values are calculated below:-

$$a = 1 - N_2 N_4 N_5$$

$$b = N_1 N_4 N_5 + N_2 N_3 N_5 - 2V_{th-L}$$

$$c = V_{th-L}^2 - N_2 N_4 N_5$$

$$N_1 = \frac{\left[\left(V_{bi} + V_{fb} + \frac{\lambda q N_a}{4\epsilon_{si}} \right) \left(1 - e^{-\left(\frac{\sqrt{\lambda}}{\lambda}\right)} \right) + V_{ds} \right]}{e^{\left(\frac{\sqrt{\lambda}}{\lambda}\right)} - e^{-\left(\frac{\sqrt{\lambda}}{\lambda}\right)}}$$

$$N_2 = \frac{\left[\left(1 - e^{-\left(\frac{\sqrt{\lambda}}{\lambda}\right)} \right) \right]}{e^{\left(\frac{\sqrt{\lambda}}{\lambda}\right)} - e^{-\left(\frac{\sqrt{\lambda}}{\lambda}\right)}}$$

$$N_3 = - \frac{\left[\left(V_{bi} + V_{fb} + \frac{\lambda q N_a}{4\epsilon_{si}} \right) \left(1 - e^{\left(\frac{\sqrt{\lambda}}{\lambda}\right)} \right) + V_{ds} \right]}{e^{\left(\frac{\sqrt{\lambda}}{\lambda}\right)} - e^{-\left(\frac{\sqrt{\lambda}}{\lambda}\right)}}$$



$$N_4 = - \left[\frac{\left(1 - e^{\left(\sqrt{\frac{t_{si}}{\lambda}} \right)} \right)}{e^{\left(\sqrt{\frac{t_{si}}{\lambda}} \right)} - e^{\left(\sqrt{\frac{t_{si}}{\lambda}} \right)}} \right]$$

$$N_5 = 4 \left(1 - \frac{t_{si}^2}{\lambda} \right)$$

IV DEVICE SIMULATION

In this section, results are obtained from the theoretical models of the center potential compared with numerical simulation results. In our results inversion layer formation is not very prominent so neglected.




Fig.2: Threshold voltage with change in channel length at various values of t_{si}

Fig.2 shows variation of threshold voltage along the increasing channel length for different silicon film thickness. It can be seen that V_{th} increases with decrease in Si film thickness. V_{th} increases initially but after a certain value becomes constant with increase in channel length. We have considered standard value upto 10nm for silicon film thickness in the channel.




Fig.3: Threshold voltage with change in channel length at various values of V_{ds}

Fig.3 shows the variation of threshold voltage along the increasing channel length for different drain bias voltage. The plot shows that the threshold voltage is independent of variation in drain to bias voltage during the turning on of the device. So no matter how channel length varies, the threshold voltage variation remain same across for all drain to source voltages.




Fig.4: Threshold voltage with change in channel length at various values of t_{ox}

Fig.4 shows the variation of the threshold voltage along the increasing channel length for different gate oxide thicknesses. The graph indicates that larger the gate oxide thickness greater the threshold voltage roll off and loss of

control on channel by gate is gradual with increase in gate thickness. In above graph we have assumed standard values of gate oxide thickness upto 5nm. So we need to scale the thickness in order to remove the shortcomings in the device thereby increasing the device efficiency.

V CONCLUSION

The 2D simulations were carried out for various parameters for the centre potential model of CGAA MOSFET. The graphical values by MATHCAD15 are well matched with the values obtained from SILVACO in the device simulation of cylindrical Gate All Around MOSFET. The developed model will be useful to advance the device parameters for the desired performance and for device parameters to be well scaled for use in the circuit.

REFERENCES

1. B. Yu, Y. Yuan, J. Song, and Y. Taur, "A two dimensional analytical solution for short-channel effects in nanowire MOSFETs," *IEEE Trans. Electron Devices*, vol. 56, no. 10, pp. 2357–2362, Oct. 2009
2. K.P.Pradhan, M.R.Kumar, S.K.Mohapatra and P.K.Sahu, "Analytical modeling of threshold voltage for cylindrical Gate All Around MOSFET using center potential", *Ains Shams Engg Journal* 2015
3. Prashant Mani and Manoj Kumar Pandey, "Simulation analysis of Narrow width Effect in Nanostructured Fully Depleted SOI MOSFET", *Procedia computer science*, 57(2015)637-641
4. Biswajit Ray and Santanu Mahapatra, "Modeling and Analysis of Body Potential of cylindrical Gate All Around Nanowire Transistor", *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 55, NO. 9, SEPTEMBER 2008
5. Prashant Mani and Manoj Kumar Pandey, "Analytical solution of 2D Poisson's equation Using Separation of Variable Method for FDSOI MOSFET", *International Journal Of Electronics And Communication Engineering and Technology*, Special Issue (November, 2013), pp. 150-154
6. S.-L. Jang, B.-R. Huang, and J.-J. Ju, "A unified analytical fully depleted and partially depleted SOI MOSFET model," *IEEE Trans. Electron Devices*, vol. 46, pp. 1872–1876, 1998.
7. B. Yu, Y. Yuan, J. Song, and Y. Taur, "A two dimensional analytical solution for short-channel effects in nanowire MOSFETs," *IEEE Trans. Electron Devices*, vol. 56, no. 10, pp. 2357–2362, Oct. 2009
8. B.A. Rainey, B. M. Fried, M. Jeong, J. Kedzierski, E. J. Nowak, "Demonstration of FinFET CMOS circuits", *IEEE Dev Res. Conf. Proc.*, 2002, pp.47-48.
9. Young J, Young W, Park J, Lee J, Park B, Design Optimization of Gate-All-Around (GAA) MOSFETs, *IEEE Transactions on Nanotechnology*. 2006;5:186-191
10. Alam K, Abdullah M, Effects of dielectric constant on the performance of a gate all around InAs nanowire transistor, *IEEE Transaction on Nanotechnology*. 2012;11:8287.
11. J. Song, B. Yu, Y. Yuan, and Y. Taur, "A review on compact modeling of multiple-gate MOSFETs," *IEEE Transactions on Circuits and Systems. I: Regular Papers*, vol. 56, no. 8, pp. 1858–1869, 2009.