



# ANALYTICAL MODELING AND CHARACTERIZATION OF FINFET

<sup>1</sup>Pallavi Goel, <sup>2</sup>Manoj Vishnoi

<sup>1</sup>Student, SRM University

<sup>2</sup>Assistant Professor, Department of Electronics and Communication, SRM University, (India)

## ABSTRACT

FinFET transistors use standard drain and source contacts which takes less power and is exposed to less heat which helps in improving the processor performance and this performance won't fall similar to the traditional chip. On the other hand, the results delivered by the processor are of superior returns. Therefore, all the chip makers prefer FinFET technology. Another important reason is, the stand-by time power consumption of FinFET transistors is very less. These two key reasons are finally pushing almost all the chipset makers toward this new FinFET technology. We have calculated the value of  $V_{th}$  by summing up the values of  $V_{th}$  for two different cross-sections of the bulk FinFET. We have divided the FET into two sections. First one is the side-channel view (cross-sectional view) and the second one is the narrow-channel view (top view). Thus by summing up these both the voltages, we get  $V_{th}$ .

**Keywords:** Bulk FinFET, Gate length, Gate height, Threshold Voltage

## I INTRODUCTION


The traditional transistor or normal MOSFET require significant amount of power so the entire circuit present on the chip will also require a larger amount of power due to the presence of many transistors in the circuit on the chip. And due to this high consumption of power, the processor's sustainability will be reduced along with the increase in the amount of dissipation of heat energy, which is never preferred by the chipset developers. As of FinFET transistors, they use standard drain and source contacts so they consume less power and dissipate less heat so the processor's performance would not be similar to that of the traditional chip. FinFETs have negligible short channel effects (SCEs) for almost all types of technologies used (this is 40-nm technology node) and beyond. Development in the production and research of bulk tri-gate FinFET devices is also rapidly increasing in complexity in generation as it is a nano-scale device. Some production devices have incorporated rounded corners, work-function engineering, channel-strain engineering, and also fin-body doping. In addition to this, research devices also possess multi-threshold voltage ( $V_{th}$ ) techniques through work function engineering and gate-source/drain (G-S/D) overlapping and by fin doping. Planar transistor scaling found in deep-sub micrometer

CMOS technology has almost attained its limits at sub-40-nm nodes and it is due to very poor electrostatic integrity. This electrostatic integrity is manifested as degraded short-channel effect and also high leakage current. Multigate field-effect transistors (FETs) can overcome these issues because of higher control attained by channel potential over multiple gates wrapped around the FETs body. Amongst multigate FETs, FinFETs have majorly emerged as the best structures from a fabrication perspective.

As the planar MOSFETs show a significant SCE (Short Channel Effect) and the devices are highly affected by this problem, the designers are paying more attention to FinFETs, because FinFETs have negligible SCE for the same channel length. This difference is obtained due to higher grip of gate over the channel in case of FinFETs as compared to that of planar MOSFETs. The channel in planar MOSFET is horizontal whereas in FinFETs channel is vertical as well as horizontal (also known as the fin). So, the channel height ( $H_g$ ) determines the fin-width ( $W$ ) of the FinFET. This is known as width quantization. According to width quantization the width of the FinFET must be more than twice of  $H_g$ . Thus, random Fin-widths are not possible. As smaller fin heights can offer more flexibility, thereby multiple fins, leading to more silicon area. But, taller fins share less silicon footprint, and may also result in the instability of the FinFET structure.

## II DEVICE STRUCTURE

From the time of fabrication of MOSFETs, the minimum length of the FET channel has been continuously shrinking. One of the main reasons behind this reduction has been an increasing rate of interest in high-speed devices in very large-scale integrated circuits (VLSI circuits). In order to sustain the scaling of conventional bulk devices, there is a requirement of innovations to circumvent the main barriers of fundamental physics that are responsible for constraining the conventional MOSFET device structure. The limits which are very often cited to control the density and position of dopants which provide high current (On and Off) ratio. It also provides finite sub threshold slope and quantum-mechanical tunneling of majority charge carriers through thin gate, from drain to source and also from drain to body.



**Fig.1: Structure of FinFET**



Though the most often type of FinFETs are implemented on SOI, they are also being implemented on conventional bulk wafers vastly. FinFETs can be easily implemented on SOI and Bulk wafers. In bulk FinFETs, all fins have a common Silicon substrate (known as bulk). FinFETs can be implemented or fabricated in different directions with their channel along, in a single die itself. Here are the parameters taken into consideration for our research, the gate length ( $L_g$ ) of FinFET is 10 nm, the fin height ( $H_g$ ) is 40 nm, and the fin width ( $W_g$ ) is 20 nm. As the drain current flows on the top as well as on the sidewalls of the fin and the devices under observation consists of a single fingers ( $N = 1$ ), the total effective width is calculated as  $W = N \times (2H_g + W_g) = 100$  nm.

### III THEORITICAL CALCULATIONS

We have calculated the value of  $V_{th}$  by summing up the values of  $V_{th}$  for two different cross-sections of the bulk FinFET. We have divided the FET into two sections. First one is the side-channel view (cross-sectional view) and the second one is the narrow-channel view (top view).

The threshold voltage for the side-channel view is calculated as the threshold voltage for the DG MOSFET. The side-channel is analyzed as a DG MOSFET as the center portion is either source or drain (as per the side chosen for analysis) and is surrounded by gate on both sides.

So,

The depletion width of this region is calculated as,

$$x_{dep} = 0.5W_f$$

This depletion width is used for the calculation of voltage in the source too drain channel region. In order to calculate the value of final threshold voltage we also need the flat-band voltage ( $V_{fb}$ )

Hence, threshold voltage can be calculated by,

$$V_{th, SCE} = V_{fb} + \phi_b + \left( q \cdot N_b \cdot \frac{x_{dep}}{C_{ox}} \right) + (1 - x_h/L).$$

Then we calculate threshold value for the narrow-width i.e., the top view. When we observe the FET from the top it is analyzed as simple MOSFET. The gate lies between the source and drain.

As we know that this NWE region (Narrow width region) or the top-view region is observed in the planar MOSFETs, therefore the threshold voltage is calculated in a similar manner as that of simple planar MOSFETs.

So,

We firstly calculate the depletion width for the MOSFET,

$$x_{df} = V_{th} \cdot \left( \frac{8\epsilon_{ox}}{\pi^2} \cdot x_{dep} \cdot q \cdot N_b \right) \cdot \ln \left( 1 + \frac{T_{gate}}{T_{ox}} \right)$$

And then we calculate the threshold voltage,

$$V_{th} = V_{fb} + 2\phi_b + \sqrt{2\epsilon_s \cdot q \cdot N_a \cdot \left( \frac{2\phi_b}{C_{ox}} \right)}$$



Finally, we add the threshold voltages of both the portions in order to achieve the final the FinFET.

$$V_{th} = V_{fb} + 2\phi_b + \delta_w + \frac{q \cdot N_b \cdot x_{dep}}{C_{ox}} \cdot \left[ 1 - \left[ \frac{x_h}{(L - 2x_m)} \right] \frac{\pi \cdot x_{df}}{4H_g} \right]$$

The other variables which are to be calculated for the final calculation of Vth are

the feedback voltage is calculated as,

$$V_{fb} = \phi_{ms}$$

and

$$\phi_{ms} = -\left(\frac{E_g}{2e} + \phi_b\right)$$

## IV DEVICE SIMULATION

The mathematical simulation of this device is conducted on the tool called MathCAD15.

There is a list of constants that are used in the calculation of different variable for the final calculation of Vth.

**Table 1: Constant parameters used for calculations**

Constants Used	Constant Values
$\epsilon_s$	$11.7 \cdot \epsilon_0$
$\epsilon_{ox}$	$8.8 \cdot \epsilon_0$
$N_a$	$2 \cdot 10^{18}$
$N_b$	$3 \cdot 10^{18}$
$N_i$	$2.14 \cdot 10^{18}$
$q$	$1.6 \cdot 10^{-19}$
$\Delta w$	0.47
$\chi_{Si}$	20.75
$\Pi$	3.14
$e$	$1.6 \cdot 10^{-19}$
$K$	$1.13 \cdot 10^{-23}$
$E_g$	1.6eV
$X_m$	0.16nm
$X_h$	20nm
$T_{gate}$	30nm
$T_{ox}$	1.5nm

In this section, results are obtained from the theoretical models of the threshold voltage compared with numerical simulation results. The voltage is calculated on the basis changes occurring in the height and length of the FinFET gate channel.




Fig.2 shows variation of threshold voltage along with the variations in the height of the FET gate.

The changes occurring in threshold voltage are gradual with respect to gate height. As the gate height increases the value of  $V_{th}$  also increases but this variation becomes almost constant after a certain (in this case 120nm approx.)




Fig.3 shows variation of threshold voltage along with the variations in the length of the FET gate.

The threshold voltage ( $V_{th}$ ) varies for different gate-lengths ( $L_g$ ) firstly in an exponential way and then in a very slow manner. As we increase the gate-length ( $L_g$ ), up to a particular value of  $L_g$  the threshold voltage increases exponentially but after that value of  $L_g$ , the graph of  $V_{th}$  varies very slowly.

## **V CONCLUSION**

Circuit designers can look forward to enjoying a relatively seamless transition and significant benefits from FinFET technology. There are many companies or industries which are responsible for the further research work in this field like Synopsys is trying to create IP, tools, flows and also expertise in FinFETs that will help in guiding the designing community towards the appropriate and successful adoption of this radical change in technology of semiconductors.

Earlier, design teams use to transition their IP from older planar MOSFET technologies to the process nodes with the help of their in-house design capabilities and also the re-use of IPs. But now, FinFET technology has started creating new challenges for different the design teams, as their current tools and techniques of these teams may not help them in optimally designing the IPs for FinFET processes, thereby delaying time to market the product. FinFETs require a new generation of design experience, expertise and tools in order to get the most from the technology.

## **REFERENCES**

- [1] “ Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices” Animesh Datta, Student Member, IEEE, Ashish Goel, Riza Tamer Cakici, Student Member, IEEE, Hamid Mahmoodi, Member, IEEE, Dheepa Lekshmanan, and Kaushik Roy, Fellow, IEEE; IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 26, No. 11, November 2007
- [2] “Bulk FinFETs: Fundamentals, Modeling, and Application” by Jong-Ho Lee from School of EECS and ISRC, Seoul National University
- [3] TAURUSv.2003.12, Synopsys, Inc. [Online]. Available: [http://www.synopsys.com/products/tcad/taurus\\_medici\\_ds.html](http://www.synopsys.com/products/tcad/taurus_medici_ds.html)
- [4] Design Compiler, SYNOPSYS Inc. [Online]. Available: [www.synopsys.com/products/logic/design\\_compiler.html](http://www.synopsys.com/products/logic/design_compiler.html)
- [5] W. Xingsheng, A. R. Brown, C. Binjie, and A. Asenov, "Statistical variability and reliability in nanoscale FinFETs," in Electron Devices Meeting (IEDM), IEEE International, 2011, pp. 5.4.1-5.4.4
- [6] S. B. Park, Y. W. Kim, Y. G. Ko, K. I. Kim, I. K. Kim, H. S. Kang, J. O. Yu, and K. P. Suh, “A 0.25-  $\mu$ m, 600 MHz, 1.5-V, fully depleted SOI CMOS 64-bit microprocessor,” IEEE J. Solid State Circuits, vol. 34, pp. 1436–1445, 1999.
- [7] R. Chau, J. Kavalieros, B. Roberds, A. Murthy, B. Doyle, D. Barlage, M. Doczy, and R. Arghavani, “A 50 nm depleted-substrate CMOS transistor (DTS),” in IEDM Tech. Dig., 2001, pp. 621–623.
- [8] T. Yuan, D. A. Buchanan, C. Wei, D. J. Frank, K. E. Ismail, L. Shih-Hsien, et al., "CMOS scaling into the nanometer regime," Proceedings of the IEEE, vol. 85, pp. 486-504, 1997.
- [9] F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, “Double Gate Silicon-on-Insulator transistor with volume inversion: A new device with greatly enhanced performance,” IEEE Transactions in Electron Device Letters, vol. 8, pp. 410- 412, 1987.



- [10] H. S. P. Wong, D. J. Frank, and P. M. Solom, "Device design consideration for double- gate, ground plane and single gated ultrathin SOI MOSFET at 25nm channel length generation," IEDM Technical Digest, vol. 98, pp. 407-410, 1998.
- [11]. M. Reyboz, O. Rozeau, T. Poiroux, P. Martin, and J. Jomaah, "An explicit analytical charge-based model of undoped independent double-gate MOSFET," Solid-State Electronics, vol. 50, pp. 1276- 1282, 2006.
- [12]. S. H. Tang, L. Chang, N. Lindert, C. Yang-Kyu, L. Wen-Chin, H. Xuejue, et al., "FinFET-a quasipolar double-gate MOSFET," in Solid-State Circuits Conference, Digest of Technical Papers, ISSCC, IEEE International, 2001, pp. 118-119.
- [13] J. Colinge, FinFETs and other multi-gate transistors. Springer, Nov. 2007.
- [14] S. Jooyoung, Y. Bo, Y. Yu, and T. Yuan, "A Review on Compact Modelling of Multiple Gate MOSFETs," Circuits and Systems I: Regular Papers, IEEE Transactions on Electron Devices, vol. 56, pp. 1858-1869, 2009.