



A Study, Analysis and Comparison of Gate Level Approximate Adders

Chinna V Gowdar¹, K Vishwaprakash²

^{1,2}Dept. of Electronics & Communication Engineering, RYMEC, Ballari, India

chinnavgowdar@rymec.in, vishwaprakash.ece.rymec@gmail.com

ABSTRACT

This paper presents study, analysis, and comparison of various Gate level AFAs reported in the state-of-the-art literature. The Gate-level AFAs (GAAs) are derived by approximating the gate-level schematic of EFA. To analyze and compare the efficacy of GAAs for image processing applications, the ‘circuit design metrics’ (CDMs), ‘logic-gate complexity’ (LGC), ‘error metrics’ (EMs), and ‘image quality metrics’ (IQMs), etc. have been extracted using a unique design methodology. All the design metrics under consideration have been extracted under common PVT conditions using Cadence EDA tools based on generic CMOS 180 nm technology.

Keywords— Exact Full Adder, Approximate adder, Cost function, Circuit design metrics, Image quality metrics.

I. INTRODUCTION

Most of the future generation electronic devices are essentially battery-operated “Internet-of-Things” (IoT) devices[1]. These IoT devices are computationally intensive and demands energy-efficient and high-speed Digital Signal Processing (DSP) architectures. The critical block in these architectures is Multiply-and-accumulate (MAC) unit. MAC operations are more expensive in terms of area, power, and cost. Hence it is very essential to trade-off among these design parameters while designing a DSP architecture for particular application[6-9]. Many low-power techniques have also been proposed in the state-of-the-art literature, to design energy-efficient DSP blocks. The approximate computing is one such technique that introduces the errors in the computation that are being approximated [17]. It can be considered as a most promising technique for various error-tolerant applications, such as multimedia signal processing, classification, pattern recognition, wireless communications, graphics, web search, machine learning algorithms etc. Due to limitations in human visual perception, the output quality of applications such as image, video, audio processing, etc. can tolerate some percentage of errors.[16,17,18].

Approximate computing can be applied to design approximate 1-bit full adders (FAs), derived based on the following design abstractions: gate level, logic equation level and transistor level. Gate-level(GL) approximation is one type of design abstraction used to approximate digital circuits for error-tolerant application, where the exact GL schematic is approximated to trade-off power, area, and speed[10-15].

II. EXISTING GATE LEVEL APPROXIMATE FULL ADDERS

In this section we present the study, analysis, and comparison of various existing GAAs in terms of design metrics. Gate-level(GL) approximation is one type of design abstraction used to approximate digital circuits for



4th INTERNATIONAL CONFERENCE ON Recent Trends in Engineering and Technology

Hirasugar Institute of Technology, Nidasoshi

ISBN: 978-93-48954-14-5

Date: 7th-8th March 2025

error-tolerant application, where the exact GL schematic is approximated to trade-off power, area, and speed. Various GAAs that were reported in the literature are derived based on the approximation of GL schematic of an EFA shown in Fig. 1.a. The current literature survey reports various GAAs derived either by approximating EFA (Fig.1) or by proposing a novel GAAs using various combination of logic-gates. The schematics of GAAs that were reported in the literature [1-5] in the Fig.1b to f. And their corresponding truth-tables are shown in the Table I. In the Table I, the 'C' and 'S' stands for Cout and Sum outputs of an adder.




Fig 1: Logic diagram of Exact full adder and Approximate full adders

TABLE I: Truth Table Gate level Exact and AFAs

Inputs	EFA	NFAx	RAM1	RAM2	RAM3	RAM4	InXA1	InXA2	InXA3	JAA	SAA
ABCi	CS	CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
000	00	01	01	01	01	01	00	01	01	01	00
001	01	10	10	01	10	01	11	01	01	01	01
010	01	01	01	01	01	01	01	01	01	01	01
011	10	10	10	10	10	10	10	11	10	10	01
100	01	01	01	10	01	01	01	01	01	01	01
101	10	10	10	10	10	10	10	11	10	10	01
110	10	11	10	10	10	10	00	10	10	10	10
111	11	11	10	10	01	10	11	10	10	10	11



4th INTERNATIONAL CONFERENCE ON Recent Trends in Engineering and Technology

Hirasugar Institute of Technology, Nidasoshi

ISBN: 978-93-48954-14-5

Date: 7th-8th March 2025

III. DESIGN, RESULTS, AND DISCUSSION

The schematics of various GAAs under consideration are designed, simulated, and verified using a 'semi-custom-design frame work' (SFW). All the GAAs are designed and simulated as per the SFW using Cadences' EDA tools. The functionality is verified using Spectre circuit simulator using generic 180 nm based nominal MOSFET models. CDMs of respective GAAs are extracted under common PVT conditions as per the simulation environment that have been tabulated in the Table II. Further, the computed EMs is tabulated in Table III.

TABLE II: Performance comparison of approximate FAs in terms of DMs

AFA	AP(μ W)	WD(ps)	PDP(fJ)	EDP(fJ $\cdot$ ns)	GC
NFAx	7.631	100.3	0.7654	0.0768	4
RAM1	7.825	219	1.7137	0.3753	3
RAM2	4.901	222.1	1.0885	0.2418	3
RAM3	13.06	234.8	3.0665	0.72	3
RAM4	12.94	340.2	4.4002	1.4976	6
InXA1	11.35	194	2.2019	0.4272	2
InXA2	13.06	214.9	2.8066	0.6031	5
InXA3	10.44	253.7	2.6486	0.6719	5
JAA	12.98	340.2	4.4158	1.5023	6
SAA	8.509	237.2	2.0183	0.4787	3

The generic DMs used in the assessment of the circuit characteristics [12] are as follows:

Total Power: A total power dissipation (P_{total}) in any digital IC is due to the following three main components namely dynamic ($P_{dynamic}$), short circuit ($P_{short\ circuit}$), and static (P_{static}) power dissipation. Thus the total power in terms of Watts(W) is expressed as

$$P_{total} = P_{dynamic} + P_{short\ circuit} + P_{static}$$

• Power-delay-product (PDP): It is defined as the product of power and delay.

$$PDP = P_{power} \times Delay = \alpha \times CL \times V_{dd}$$

• Energy-delay-product (EDP): It is defined as the product of energy and delay. It is measured in terms of Joules-second (Js) using the Eq. 1.6 $EDP = AverageEnergy \times Delay = \alpha \times CL \times V_{dd} \times 1\ fclk$

Average Power (AP): It is defined as the total power dissipated over a time period (T) and is given in the Eq. 1.7

$$AP = P_{total} \times 1\ T$$

• Worst-case delay (WD): It is defined as the maximum path delay from input to the output of a circuit.

• Gate Count (GC): It is defined as the number of gates conceived by a circuit.

To assess the the performance of AC circuits, many 'AC error-metrics' (AEMs) are proposed and discussed in the literature [10-12]. Most important and commonly used AEMs are:

• Error Distance (ED): The ED is defined as the arithmetic distance between the precise and imprecise outputs.

$$ED(p, q) = |p - q|$$

• Sum of Absolute Error Distance (SAED): It is defined as the sum of total absolute ED

• Mean Error Distance (MED): It is an effective metric used to measure accuracy of multi-bit approximate circuits. It is also defined as an average value of ED and is given by.

$$MED = \frac{1}{2n} \sum_{i=1}^{2n} |E_{di}|$$

• Normalized Mean Error Distance (NMED): It is defined as the ratio of MED to maximum value (P_{max}) that an exact design can have. And is expressed as:



4th INTERNATIONAL CONFERENCE ON Recent Trends in Engineering and Technology

Hirasugar Institute of Technology, Nidasoshi

ISBN: 978-93-48954-14-5

Date: 7th-8th March 2025

NMED = MED pmax

Based on the various design metrics extracted from the respective tables: Table II and Table III, the following is the summary of important observations and inferences.

From the Table II, it is observed that the InXA1 is area efficient in terms of GC as compared to any other AFA under consideration, whereas the RAM4 and JAA are found to be having higher hardware cost.

Considering the Table II, it is observed that the NFAx is having lowest delay as compared to other adders and hence it is found to be more efficient, both in terms of energy (PDP) as well as delay (EDP). Whereas, the JAA is found to be having higher power dissipation, delay, PDP, and EDP. This is because, the RAM4 is having higher hardware cost and also having longer critical path.

From the Table III, it is observed that RAM4, InXA2, InXA3, JAA, and SAA are having lower MED and NMED, this is due to lower SAED. On the other side, the adders: RAM3 and InXA1 are found to be having higher MED and NMED, this is due to higher SAED.

TABLE III: Performance comparison of approximate FAs in terms of EMs

AFA	SAED	MED	NMED
NFAx	3	0.375	0.125
RAM1	3	0.375	0.125
RAM2	3	0.375	0.125
RAM3	4	0.5	0.166
RAM4	2	0.25	0.083
InXA1	4	0.5	0.166
InXA2	2	0.25	0.083
InXA3	2	0.25	0.083
JAA	2	0.25	0.083
SAA	2	0.25	0.083

IV APPLICATION OF APPROXIMATE GAAs

This section presents and discusses an application of GAAs for image processing applications. To study the efficacy of the GAAs, they are embedded in the Gaussian smoothing filter. The image sharpening of test image based on Gaussian smoothing are shown in Figure 2 and Figure 3 respectively. The Figure 2 b is the result of image sharpening using exact 8-bit adder. The Figure 3 is the result of image sharpening using HADD based on GAAs. To assess the efficacy of GAAs for image processing, we have measured their performance in terms PSNR and SSIM metrics. These metrics have been computed using MATLAB inbuilt functions 'psnr' and 'ssim' respectively. All the values of PSNR and SSIM that are extracted have been computed with reference to Figure 2 b. The extracted values of PSNR and SSIM are tabulated in the Table IV. From this table it is found that the SAA has the maximum PSNR=25.7366 dB and NFAx has the minimum PSNR=7.2861 dB. The SAA and RAM3 are having maximum (0.8225) and minimum (0.2815) SSIM values respectively.



(a) Cameraman



(b) EFA




4th INTERNATIONAL CONFERENCE ON Recent Trends in Engineering and Technology

Hirasugar Institute of Technology, Nidasoshi

ISBN: 978-93-48954-14-5

Date: 7th-8th March 2025



(a) NFAx



(b) RAM1



(c) RAM2

Figure 2: Image Sharpening of Cameraman using EFA



(d) RAM3



(e) RAM4



(f) InXA1



(g) InXA2



(h) InXA3



(i) JAA



(j) SAA

Fig 3: Image Sharpening using various GAAs

To better understand the efficacy of GAAs and provide more insight on their performance we define three Cost Functions (CFs) [18] listed in Eqn. 1-3, with respect to CDMs, EMs, and IQMs respectively. And the overall CF is computed as per the Eqn. 4 The computed CFs are shown in the Fig 4a to Fig 4d.

$$\text{Cost function 1 (CF1)} = \text{EDP} \times \text{Area} \quad (1)$$

$$\text{Cost function 2 (CF2)} = 1 / (1 - \text{NMED}) \quad (2)$$

$$\text{Cost function 3 (CF3)} = 1 / (P \text{ SNR} \times \text{SSIM}) \quad (3)$$

$$\text{Overall Cost function (OCF)} = \text{CF1} \times \text{CF2} \times \text{CF3} \quad (4)$$



4th INTERNATIONAL CONFERENCE ON Recent Trends in Engineering and Technology

Hirasugar Institute of Technology, Nidasoshi

ISBN: 978-93-48954-14-5

Date: 7th-8th March 2025

TABLE IV: Performance comparison of approximate FAs in terms of IQMs

AFA	PSNR	SSIM
NFAx	7.2861	0.5141
RAM1	9.0824	0.5597
RAM2	12.3667	0.4546
RAM3	10.2654	0.2815
RAM4	12.3522	0.5587
InXA1	13.1304	0.5389
InXA2	11.5160	0.4947
InXA3	12.3522	0.5587
JAA	12.3522	0.5587
SAA	25.7366	0.8225




Fig 4 Comparison of Various GAAs in terms of Cost functions

From computed CFs the following are the important observations concluded

- The CF1 is defined as the product of EDP and area, the comparison of various GAAs in terms of CF1 is shown in Fig. 4a. From this figure it is found that the NFAx has the least cost function (CF). This lowest CF1 is due to least power dissipation and area.
- The CF2 is defined as the reciprocal of $(1 - \text{NMED})$, the comparison results of GAAs in terms of CF2 is shown in Fig. 4b. From this figure it is observed that the SAA is having the least cost function (CF). The lowest CF is mainly due to least SAED value conversely highest $(1 - \text{NMED})$ value.
- The CF3 is defined as the as the reciprocal of the product of PSNR and SSIM, the comparison of various GAAs in terms of CF3 is shown in Fig. 4 c. From this figure it is observed that the SAA is having the least cost function (CF) value compared to other adders. This can be attributed to higher PSNR and SSIM values
- Finally, we define the overall CF shown in Eqn. 3.7d and corresponding results in Fig. 4 d. From this figure it is observed that the SAA is having the least overall CF as compared to any other adders.

V. CONCLUSION

In this paper, we have studied, analyzed, and compared the performance of various gate level approximate adders. All these adders have been designed using Cadence's EDA tools, simulated under common PVT conditions, and verified functionality as per their respective truth tables. Further, to assess their suitability for image processing applications, a comparison in terms of various cost functions has conducted. From this comparison, it is found that the SAA is found to be most efficient circuits under gate level approximate adder.

ACKNOWLEDGMENT

I extend my sincere thanks to my research supervisor Dr. Parameshwara M C, HOD, Dept. of ECE, Vemana



4th INTERNATIONAL CONFERENCE ON Recent Trends in Engineering and Technology

Hirasugar Institute of Technology, Nidasoshi

ISBN: 978-93-48954-14-5

Date: 7th-8th March 2025

Institute of Technology for all his valuable guidance to excel in my research work. I express my sincere gratitude to Management, Veerasaiva Vidhyavardhaka Sangha, Ballari for moral support in pursuing my research work.

REFERENCES

- [1] Haroon Waris, Chenghua Wang, and Weiqiang Liu. "High-performance approximate half and full adder cells using NAND logic gate". In: IEICE Electronics Express VV.NN (2019), pp. 1–3. doi: 10.1587/elex.16.20190043J. Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 1892, pp.68–73.
- [2] Manickam Ramasamy, G. Narmadha, and S. Deivasigamani. "Carry based approximate full adder for low power approximate computing". In: 2019 7th International Conference on Smart Computing Communications (ICSCC). 2019, pp. 1–4. doi: 10.1109/ICSCC.2019.8843644K. Elissa, "Title of paper if known," unpublished.
- [3] Haider A.F. Almurib, T. Nandha Kumar, and Fabrizio Lombardi. "Inexact designs for approximate low power addition by cell replacement". In: 2016 Design, Automation Test in Europe Conference Exhibition (DATE). 2016, pp. 660–665.
- [4] R. Jothin and C. Vasanthanayaki. "High Performance Significance Approximation Error Tolerance Adder for Image Processing Applications". In: Journal of Electronic Test 32 (2016), pp. 377–383. doi: 10.1007/s10836-016-5587-zM. Young, The Technical Writer's Handbook. Mill Valley, CA: University Science, 1989.
- [5] Doochul Shin and Sandeep Kumar Gupta. "A Re-design Technique for Datapath Modules in Error Tolerant Applications". In: 2008 17th Asian Test Symposium (2008), pp. 431–437.
- [6] M C Parameshwara and Maroof Naeem. "An Area-Efficient Majority LogicBased Approximate Adders with Low Delay for Error-Resilient Applications". In: Circuits, Systems and Signal Processing (2022), pp. 1–15. doi: 10.1007/s00034-022-02014-6
- [7] Chinna V Gowdar, M. C. Parameshwara, and Savita Sonoli. "Approximate Full Adders for Multimedia Processing Applications". In: 2020 IEEE International Conference for Innovation in Technology (INOCON). 2020, pp. 1–4. doi: 10.1109/INOCON50539.2020.9298237
- [8] Omid Akbari et al. "Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers". In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25.4 (2017), pp. 1352–1361. doi: 10.1109/TVLSI.2016.2643003.
- [9] R. Hegde and N.R. Shanbhag. "Energy-efficient signal processing via algorithmic noise-tolerance". In: Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477). 1999, pp. 30–35. doi: 10.1145/313817.313834.
- [10] Chinna V. Gowdar, M. C. Parameshwara, "Lower-Part Approximate Multi-Bit Adders for Low-Power DSP," International Journal of Information Technology (Springer), vol. 12, no. 02, pp. 731–737, March 2022. DOI:https://doi.org/10.1007/s41870-021-00849-x.
- [11] Vaibhav Gupta et al. "IMPACT: IMPrecise adders for low-power approximate computing". In: IEEE/ACM International Symposium on Low Power Electronics and Design. 2011, pp. 409–414. doi:



4th INTERNATIONAL CONFERENCE ON Recent Trends in Engineering and Technology

Hirasugar Institute of Technology, Nidasoshi

ISBN: 978-93-48954-14-5

Date: 7th-8th March 2025

10.1109/ISLPED.2011.59936

- [12] Chinna V. Gowdar, M. C. Parameshwara, “Design of Energy Efficient Approximate Multipliers for Image Processing Applications,” ICTACT Journal on Microelectronics, vol. 07, no. 01, pp. 1057–1061, April 2021. DOI: 10.21917/ijme.2021.0184
- [13] Vaibhav Gupta et al. “Low-Power Digital Signal Processing Using Approximate Adders”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32.1 (2013), pp. 124–137. doi: 10.1109/TCAD.2012. 2217962
- [14] Zhixi Yang et al. “Approximate XOR/XNOR-based adders for inexact computing”. In: 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013). 2013, pp. 690–693. doi: 10.1109/NANO.2013.6720793.
- [15] Chinna V. Gowdar, M. C. Parameshwara, and Savita Sonoli, “Comparative Analysis of Various Approximate Full Adders Under RTL Codes,” ICTACT Journal on Microelectronics, vol. 06, no. 02, pp. 947–952, April 2021. DOI:10.21917/ijme.2020.0164.
- [16] M C Parameshwara and Maroof Naeem. “An Area-Efficient Majority LogicBased Approximate Adders with Low Delay for Error-Resilient Applications”. In: Circuits, Systems and Signal Processing (2022), pp. 1–15. doi: 10.1007/ s00034-022-02014-6.
- [17] Honglan Jiang et al. “Approximate Arithmetic Circuits: A Survey, Characterization, and Recent Applications”. In: Proceedings of the IEEE 108.12 (2020), pp. 2108–2135. doi: 10.1109/JPROC.2020.3006451
- [18] Weiqiang Liu et al. “Design and Evaluation of Approximate Logarithmic Multipliers for Low Power Error-Tolerant Applications”. In: IEEE Transactions on Circuits and Systems I: Regular Papers 65.9 (2018), pp. 2856–2868. doi: 10.1109/TCSI.2018.2792902.