International Journal of Advance Research in Science and Engineering Volume No.06, Issue No. 10, October 2017 Www.ijarse.com IJARSE ISSN: 2319-8354

REALIZATION OF TUNABLE UNIVERSAL FILTER

Sarita Pal¹, Devesh Singh²

^{1,2}Department of Electronics & Communication, Ajay Kumar Garg Engineering College, Ghaziabad (UP) (India)

ABSTRACT

This paper provides a voltage mode (VM) multi input single output (MISO) universal filter with the help of voltage differencing inverting buffer amplifier (VDIBA). All the filter functions i.e., Low pass, band pass, band reject, high pass, and all pass filter functions can be realized without modifying the circuit configuration. The pole frequency can be independently tunable by its transconductance parameter. The filter circuit requires no component matching constraint and enjoys low sensitivity figures. Functionality of proposed filter is verified by presenting the simulation results using Tanner EDA tool and 180nm technology parameters.

Terms- Tunability, Universal Filter, VDIBA.

I. INTRODUCTION

Analog active filters are popular and standard topic for circuit design. It is widely used for their important requirements for application in electrical and electronic system. Filters have wide applications such as in communications, measurement, instrumentation, and control systems. Literature shows that special attention has been given over the realization of multifunction filters or universal filter. Among various topologies of universal filter multiple-input single-output (MISO) analog filter is an important category in which various filter functions are realized at single output port by appropriate selection of input variables.

Presently numerous analog building blocks such as VDTA, VDIBA, VDBA, OTA etc. are popular in realization of various signal processing and generation circuits. Voltage differencing inverting buffer amplifier (VDIBA) is one of simpler and high performance analog building block. Due to its low transistor count and tunability feature it is gaining wide popularity among analog designer. Some of the drawbacks in the reported filter such as: independently tuned filter parameter, cascadability input/output port impedance etc.

The purpose of this paper is to overcome the aforementioned drawbacks The proposed MISO VM filter consists of two VDIBA and two capacitors only. The proposed filter circuit offers following advantages features (1) realization of all the filter functions from same configuration (2) independent tuning of pole frequency (ω_0) and bandwidth (BW) (3) no need of any matching condition (as required in most of the earlier reported

MISO-type configurations), and (4) low sensitivity figure. The workability of proposed filter has been established by TANNER EDA simulations using 180nm technology parameters.

II. VDIBA

The VDIBA is recently introduced new active element. The block contains four ports and is associated with the feature of electronic tuning. Symbolic model and behavioral structure of VDIBA is depicted in Fig.1 and Fig.2

International Journal of Advance Research in Science and Engineering Volume No.06, Issue No. 10, October 2017 IJARSE WWW.ijarse.com ISSN: 2319-8354

respectively. In this configuration, v_+ and v_- terminals are high impedance input ports, z is high impedance current output port and w₋ is low impedance output voltage port. A VDIBA basically consist of an operational transconductance amplifier (OTA) in its input stage (Fig.3). It processes the input voltage differentially and delivers the current at z port of VDIBA. The OTA is followed by a unity gain inverting voltage buffer (IVB) amplifier, which provides voltage inversion between port z and w.




Fig. 1: Symbol of VDIBA




Fig. 2: Behavioral model of VDIBA

Port relation of VDIBA is described by the following matrix:

$$\begin{bmatrix} I_{v+} \\ I_{v-} \\ I_z \\ V_{w-} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ g_m & -g_m & 0 & 0 \\ 0 & 0 & -\beta & 0 \end{bmatrix} \begin{bmatrix} V_{v+} \\ V_{v-} \\ V_z \\ I_{w-} \end{bmatrix}$$

Where, β and g_m describe the voltage gain and transconductance of VDIBA respectively. The value of β ideally is unity. It can be seen that port z current is controlled by transconductance parameter g_m which in turn is controlled by the bias current (I_B).

The CMOS implementation of the VDIBA is showing in Fig.3. The circuit consists an active loaded differential pair (transistors M_1 and M_4) followed by a unity gain inverting voltage buffer (IVB) (matched transistors M_5 and M_6).

International Journal of Advance Research in Science and Engineering Volume No.06, Issue No. 10, October 2017 **IJARSE** www.ijarse.com

VDD M_1 M_2 Vss

Fig. 3: CMOS structure of VDIBA

III. PROPOSED UNIVERSAL FILTER

Fig. 4 shows the proposed multi input signal output (MISO) voltage mode (VM) universal filter. It comprises two capacitors and two VDIBA. It is three inputs and one output device. Proposed filter configuration realizes all the responses in inverting and non-inverting modes. The biquad filters have property of low output impedance which is an essential factor for cascadability for VM circuit




Fig. 4: Proposed VM biquad filter

The output voltage of the proposed filter can be given as:

$$V_{0} = \frac{s^{2}V_{1} + \dot{s}\frac{g_{m}}{C}}{s^{2} + \dot{s}\frac{g_{m_{2}}}{C_{2}}} + \frac{(1)}{c_{1}} \frac{\frac{1}{C_{1}}g_{m_{2}}V_{3}}{\frac{G_{1}G_{2}}{G_{1}G_{2}}}$$

It can be viewed from (1) that all the filter function can be realized by the design filter from the same topology without the requirement of any component matching condition.

From (1), the natural frequency is given as

$$w_0 = \frac{g_{m_1}g_{m_2}}{(2a)}$$

Subsequently, the quality factor is given as

ISSN: 2319-8354

International Journal of Advance Research in Science and Engineering Volume No.06, Issue No. 10, October 2017 Www.ijarse.com IJAI ISSN: 23:



ISSN: 2319-8354

Bandwidth is given as

$$BW = \frac{(2c)}{C_2}$$

It is evident from (2a) and (2b) that the natural frequency and quality factor can be electronically tuned via g_{m} .

Table I shows realization condition for various input combinations for all filter functions

Table I: Input set for different filter functions

S.NO.	INPUT	FILTER		
		FUNCTION		
1	$V_1 = V_2 = 0, V_3 = V_{in}$	LP		
2	$V_2 = V_3 = 0, V_1 = V_{in}$	HP		
3	$V_1 = V_3 = 0, V_2 = V_{in}$	BP		
4	$V_2 = 0, V_1 = V_3 = V_{in}$	BR		
5	$V_1 = (-V_2) = V_3 = V_{in}$	AP		

It can be seen from (1) that BW and ω_0 of proposed filter can be tuned independently by first setting the BW by gm_2 and then varying ω_0 by g_{m1} . The value of Q can be set by capacitance ratio C_2/C_1 . The analysis of sensitivity with respect to active and passive element for the proposed filter is less than 1.

Sensitivity of the above equation is given below:

$$S_{g1,g}^{\omega 0} - \sum_{1,C2}^{\omega 0} = \frac{1}{2}$$

 $S_{g1,C2}^{Q}$ (3b) $\sum_{2,C1}^{2} = \frac{1}{2}$

IV. COMPARISON

The proposed filter configuration is compared with previously designed filters in Table II on the basis of following important features such as (1)Independently tuned filter parameter (2) Appropriate input port impedance (high-for voltage, Low for current Grounded/floating) (3) Appropriate output port impedance-(Lowfor voltage, High for current) (4) Component Matching constraints (5) No of resistors (Grounded/ floating) (6) No of capacitors (Grounded/ floating) (7) No of filter functions –Low pass, High pass, Band pass, Band stop, All pass (8) Mode of operation (CM/VM) (9) No of active elements with name.

It can be viewed that the designed filter provides better features, as compared to the other filters listed in Table II, which lacks one or more important features.

International Journal of Advance Research in Science and Engineering Volume No.06, Issue No. 10, October 2017 IJARSE WWW.ijarse.com IJSN: 2319-8354

V. SIMULATION RESULTS

To validate the proposed configuration, simulation results are presented in this section using Tanner EDA tool. Supply voltage is set to 0.9V. The aspect ratios of the OTA transistors (M_1 - M_4) and the IVB (M_5 and M_6) has been taken as W/L (M_1 - M_4)=18µm/1.08µm and W/L(M_5 , M_6)=54µm/0.18µm. The transconductance (g_{m1} , g_{m2}) of VDIBA has set to 656.01µA/V. The bias currents has been selected as I_B =100 µA. The value of passive components C_1 and C_2 is taken as 10pf and 5pf respectively. The transconductance are controlled by bias currents of VDIBA. Fig. 5 and 6 depict the simulated filter responses of LP, BP, HP, BR and AP. Selected component values results in Q = 0.707, f_0 = 3.41MHz and 3.53MHz, and BW= 15MHz for equal bias current i.e. for g_{m1} and g_{m2} . These result, thus confirms the validity of designed filter.

At $I_b=100\mu A$ the frequency is 3.41MHz.

Features/ References	1	2	3	4	5	6	7	8	9
1	N	N	N	N	0/1	0/2	5	VM	1(VDIBA)
2	Y	Y	N	Y	0/1	0/2	5	VM	1 (VDIBA)
3	N	N	N	N	0/1	0/2	5	VM	1(VDIBA)
4	Y	Y	N	Y	0/2	2/0	5	VM	2(VDTA)
5	N	N	N	N	0/0	2/0	3	VM	1(VDTA)
6	Y	N	N	Y	1/0	2/0	5	VM	1(VDTA)
7	N	Y	N	Y	0/0	2/0	5	CM	1(VDTA)
Proposed	Y	Y	Y	N	0/0	0/2	5	VM	2(VDIBA)




Fig.5: Frequency response of proposed universal filter

At $I_b = 150 \mu A$ the frequency is 3.53MHz.

International Journal of Advance Research in Science and Engineering Volume No.06, Issue No. 10, October 2017 Www.ijarse.com IJARSE ISSN: 2319-8354




Fig.6: Frequency response of proposed universal filter

VI. CONCLUSION

The proposed circuit uses two capacitors and two VDIBAs only. The circuit has the capability to realize all the functions of the filter without modifying circuit topology. The circuit has independent electronic tuning between pole frequency and Bandwidth. Moreover, the configuration requires no component matching constraints and has low active and low passive sensitivities. The performance of the designed circuit is verified by tanner simulations using 180nm technology.

REFERENCES

- [1] K.L.Pushkar, D.R. Bhaskar, Dinesh Prasad, 2014, "Voltage mode new universal biquad filter configuration using a single VDIBA", Circuits Syst Signal Process –springer, Vol. 33, pp. 275–285.
- [2] Supachai Klungtong, Dusit Thanapatay, and Winai Jaikla, 2017, "Three-Input Single-Output Voltage-Mode Multifunction Filter with Electronic Controllability Based on Single Commercially Available IC" Active and Passive Electronic Components, Vol.2017, pp.1-11.
- [3] Norbert Herencsar, Oguzhan Cicekoglu, Roman Sotner, Jaroslav Koton, Kamil Vrba, 2013, "New resistorless tunable voltage-mode universal filter using single VDIBA", Analog Integr Circ Sig Process – springer, Vol. 76 pp.251–260.
- [4] Jetsdaporn Satansup, Tattaya Pukkalanum, Worapong Tangsrirat, 2013, "Electronically tunable single-input five-output voltage mode universal filter using VDTA and grounded passive elements", Circuits Syst Signal Process –springer, Vol. 27,pp .673–682.
- [5] Abdullah Yesil, Firat Kacar, Hakan Kuntman, 2011, "New simple CMOS realization of voltage differencing Transconductance amplifier and its RF filter application", Radioengineering, Vol. 20, pp. 632-637.
- [6] Dinesh Prasad, Data Ram Bhaskar, Mayank Srivastava, 2013, "Universal Current-Mode Biquad Filter Using a VDTA", Circuits and Systems, Vol. 4, pp.29-33.
- [7] Jetsdaporn Satansup, Worapong Tangsrirat, 2014, "Compact VDTA based current mode electronically tunable universal filters using grounded capacitors", Miecroelectronics journal-elsevier, Vol. 45, pp.613-618.

International Journal of Advance Research in Science and Engineering Volume No.06, Issue No. 10, October 2017 Www.ijarse.com IJARSE ISSN: 2319-8354

- [8] B. Metin, "Electronic Tunability in Analog Filters, 2007," Ph.D. Thesis, Bogazici University, Istanbul.
- [9] Norbert Herencsar, Jaroslav Koton, Shahram Minaei, Erkan Yuce, and Kamil Vrba, 2013, "Novel Resistorless and electronically tunable realization of Dual-Output VM All-Pass Filter using VDIBA", Analog Integr Circ Sig Process –springer, Vol. 74, pp.141–154.



Sarita Pal (M.Tech scholar) received the degree of B.Tech in Electronics and communication engineering from Bundelkhand University, Jhansi (U.P.) in 2012. Her areas of interest are design of analog signal processing circuits and low power CMOS VLSI design pursuing M.Tech. at A.K.G Engineering College, Ghaziabad (U.P.).



Devesh Singh received the degree of B.Tech. in Electronics and Communication from Institute of Engineering & Technology, Jaunpur and degree of M.E in Communication System from Jabalpur Engineering College, Jabalpur, India in 2001 and 2005 respectively. He received his Ph.D from Department of Electronics and Communication Engineering, Jamia Millia Islamia, New Delhi. He is working as an Assistant Professor in A.K.G. Engineering College, Ghaziabad as since 2005. He has published five papers in various international journals and conferences. His research includes design of analog signal processing circuits.